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Abstract—We present a novel framework for design space
search on analog circuit sizing using deep reinforcement learning
(DRL). Nowadays, analog circuit design is a manual routine that
requires heavy design efforts due to the absence of automation
tools, motivating the urge to develop one. Prior approaches cast
this process as an optimization problem. They use global search
strategies based on DRL with complex network architectures.
Nonetheless, the models are hard to converge and neglected var-
ious working conditions of PVT (process, voltage, temperature).
In this work, we reduce the problem to a constraint satisfaction
problem, where a local strategy is adopted. Thus, a simple feed-
forward network with few layers can be used to implement a
model-based reinforcement learning agent. To evaluate the value
of the our framework in production, we cooperate with R&Ds
in an IC design company. On circuits with TSMC advanced
5 and 6nm process, our agents can deliver PPA (performance,
power, area) beyond human level. Furthermore, the product will
be taped out in the near future.
Index Terms—transistor sizing, artificial intelligence, reinforce-
ment learning, electronic design automation
I. INTRODUCTION
Consumer electronics over the years have undeniable im-
pacts on almost every aspect of our daily lives, let alone the
annual increment of computing power described by Moore’s
law, pioneering unprecedented possibilities. This remarkable
progress has been accompanied by a collinearity with tremen-
dous increases in chip design complexity.
Despite the majority of the mixed signal SoC area is
occupied by digital circuitry, analog circuits are still essential
for the chips to be able to communicate with and sense the
rest of the world. However, the design effort of the analog
counterpart is more onerous due to the heavy requirements of
human expertise, and the lack of automation tools similar to
digital subsystems.
One of the labor intensive task in analog design is transistor
sizing. Currently, it is mostly done by labouring trial-and-error.
The designers begin by applying their knowledge about the
characteristics of transistors to select a reasonable range of
candidate solutions, next explore the space with grid search.
Then, get feedback from SPICE circuit simulations. Afterward,
repeat the procedure until the specifications are met. The main
challenge of automating sizing is that it has a very large
space of potential solutions[1], which prior arts suffered from
convergence problems and poor scalability[2].
In this paper, we propose a learning-based generalizable
search framework (Fig. 1) to help increase R&D productivity
Designers
1. Size ranges 2. Topology
3. Spec 4. PVT conditions Satisfactory sizing
RL agents Environment(SPICE)
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Fig. 1. Framework architecture
during analog front-end sizing task (Fig. 2). Experiment results
demonstrate that our agents can efficiently and effectively
accomplish search in state-of-the-art designs with superior
performance while achieving area enhancement over human.
The contributions of our work are severalfold on different
levels.
• System level We propose a general framework for IC
design space search. The standardized API allows fast mi-
gration provided well-formulated problems. The ultimate
goal of the framework is to increase R&D productivity
with minimal extra efforts required.
• Algorithm level The proposed model-base reinforcement
learning approach is different from prior methodologies.
This novel design enables a more adequate implementa-
tion for usages in the industry.
• Verification level Considerations on PVT conditions bet-
ter suits empirical needs. Previous negligence in multiple
working conditions of a chip prohibits an approach from
serviceable.
II. PRIOR ARTS
Various attempts have been presented to tackle this prob-
lem, and the progress follows the development of artificial
intelligence.
The first success in artificial intelligence was expert system,
a method that explicitly capture human knowledge and transfer
them into computer programs[3].While the time complexity is
a constant, a large amount of time is needed to build the system
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and can only provide an initial trial, which is infeasible in the
fast technology advancement.
Sizing automation could be framed as an optimization prob-
lem. Bayesian optimization (BO) is a popular choice because
of the sample efficiency in finding the global optimum[4][5].
Despite of the promising results, the scalability is a major
drawback. Note that the scalability addressed is the cubical
increment of the number of samples, rather than the dimen-
sionality of the space.
Recently introduced methods primarily leverage the cur-
rent success in deep learning. Well-developed supervised
learning methods, e.g.: image classification[6][7], object
detection[8][9], were established as not suitable for IC design
space optimization caused by the difficulty of providing suffi-
cient data samples for training[2][10]. Some models demand
re-training when a new set of specifications is assigned, hence,
cannot be reused[11].
In later publications, model-free reinforcement learning
comes prominence. AutoCkt[12] aims to train an efficient
agent to explore and gain knowledge about the design space.
The agents will then be used to generate trajectories during
inference. Yet in practice, it is rarely necessary to traverse the
space.
L2DC[13] exploits sophisticated sequence-to-sequence
modeling using an encoder-decoder technique. GCN-RL[14]
employs the latest innovation - graph convolutional neural
networks - to learn features from the structures. This enables
the model to reach better transferability between nodes and
topologies. In spite of their ability to exceed human-level
performance, the amount of human-engineering efforts in
observation selection, network architecture design, and reward
engineering reduce the feasibility of becoming a generalizable
automation tool.
III. PROBLEM FORMULATION
Transistor sizing (Fig. 2) is an iterative process to determine
a suitable set of lengths, widths, and multiplicities for each
transistor in the topology in order to achieve the desired
specifications. This scheme is often regarded as a trade-off
between performance, power, and area (PPA). Larger transistor
sizes normally lead to greater performance, but consume more
power and area.
Analog sizing can be formulated as a multi-objective con-
strained optimization problem, defined in (1).
Minimize Fm,c(X)
m = 1, 2, ...Nm
c = 1, 2, ...Nc
subject to Cd,c(X) < 0
d = 1, 2, ...Nd
c = 1, 2, ...Nc
X ∈ Ds
(1)
where X is a vector of variables to be optimized; Ds is the
design space; Fc,m(X) is the mth objective function under
the cth PVT condition; C(X) is the dth constraint under the
cth PVT condition.
Spec Topology
Selection
Circuit
Sizing
Verify
(SPICE) Layout
Fig. 2. Analog circuit design flow
IV. PROPOSED FRAMEWORK
The proposed framework is shown in Fig. 1. Deep rein-
forcement learning is believed to be a robust methodology for
solving combinatorial search problem in various disciplines
without human in the loop, such as games[15][16][17], robotic
control[18][19], neural architecture search[20][21], and IC
design[22][23]. We thus cast the transistor sizing task as a
DRL framework. This allows us to automate the process, while
being able to adapt to the environment fast based on past
experiences, and evolve over time. This system consists of
several subsystems described in the following sections.
A. Agents
Transistor sizing (Fig. 2) has long been formulated as
an optimization problem, in which agents and optimizers
are implemented to search for optimal points in objective
functions. However, it is worth a rethink of what is an adequate
implementation to integrate with the flow of a R&D.
Under the pressure of time-to-market, particularly during
fast technological advances, meeting specifications is already
challenging, needless to say finding the best solution. In other
words, a set of satisfactory parameters is desired over a perfect
one.
In this manner, the problem can be reduced to a constraint
satisfaction problem (CSP), where the objective function is
replaced as a 0 constant function (2).
Minimize 0
subject to Cd,c(X) < 0
d = 1, 2, ...Nd
c = 1, 2, ...Nc
X ∈ Ds
(2)
More generally, CSP is defined as a triple 〈X,D, C〉 (3).
X = {x1, x2, ..., xn}
D = {D1, D2, ..., Dn}, Di = {b1, b2, ..., bl}
C = {C1, C2, ..., Ck}, Cj = (tj , rj)
(3)
where X is a set of finite sizing variables to be searched,
each has a non-empty domain Di, namely the design space,
and bk is the possible values. C is a set of constraints. A
constraint is a pair consists of a constraint scope tj and a
relation rj over the variables in the scope, limiting feasible
permutations of assignments. In our case, the relation cannot
be explicitly expressed since it is the complex computation
inside of the SPICE simulation, denoted as Spice function.
With this, the intention is to find any complete assignment
that is consistent. This also prevents over designing the circuit.
Therefore, an algorithm targeting on fast exploring feasible
solutions instead of a global one could make more merit.
An akin method is meta-learning[24]. The model attempts to
adapt to new tasks quickly, rather than focusing on a specific
environment.
An effective realization for solving CSPs is local search[25],
which introduces appealing three-fold advantages.
• Faster environment adaptation By reducing the do-
main to local allows fewer iterations for initialization.
In addition, the circuit space is locally continuous. By
traversing the area around a known optimal point, an
interesting observation is that neighboring points show
similar optimality.
• The use of model-based agents with supervised learn-
ing Related works criticized supervised learning as per
the metric of global goodness of fit. However, it still
works given that the local landscape can be captured.
Moreover, no reward is involved in model-based agents,
making it insensitive to reward engineering.
• Easier implementation and convergence State-of-the-
art model-free agents behave based on a surrogate net-
work modeling the relationship between past trajectories
and the next actions to take. However, this custom model
tends to complicate the problem which makes it is hard
to converge. Whereas the training routine of supervised
learning is well-studied and relatively trivial.
All virtues combined actuate a model-based approach,
where a direct modeling of the circuit space from transistor
sizes to circuit measurements is mapped, imitating the be-
havior of a SPICE simulator. A simple feed-forward neural
network with 3 layers can be used as a SPICE function
approximator.
Model-based agent is an obscured choice until a recent
novel publication[17] that use it in Atari game play. They
claimed that humans can learn fast thank to the intuitive
understanding of the physical processes, and we can apply
it to predict the future. Thus, agents who possess such skill
could be more sample efficient.
Each search starts by a random exploration in the design
space. Next, the most optimal point will be selected as the
local area to dive in. The policy is that by modeling the local
landscape, a candidate solution can be chosen as the next
step based on the expected value computed with predicted
measurements. Even though an optimization or another policy
network can be incorporated to find the candidate with the
maximum value, to take the advantage of the fast inference
time of a neural network, a more vanilla Monte Carlo sampling
is used. The pseudocode of the realization is detailed in
Algorithm 1.
B. Reward (value) engineering
For our agents, there is a value function to estimate the merit
of a set of circuit measurements after SPICE simulation. This
is served as an indication of where to go next. Unlike model-
free actor-critic methods, values do not participate in training.
Consequently, the design of the formula does not affect the
convergence of the model.
Algorithm 1 Fast local explorer algorithm
1: initialize trajectory ← [ ]
2: initialize S˜0 ← (X1, X2, ..., XN ) is N samples of X
3: evaluate performance via Spice(S˜0)
4: compute values V0 of Spice(S˜0) with Value function
5: find best a0 ← argmaxS˜0∈DN V0
6: if S˜0 ∈ C then
7: return (a0, Spice(a0))
8: else
9: reduce domain to local DL ← Reduction(a0,D)
10: end if
11: trajectory.append((S˜0, Spice(S˜0))) for training
12: initialize i← 0
13: while True do
14: i← i+ 1
15: NN.train(trajectory)
16: sample mXs S˜i = (X1, ..., Xm), Xj ∈ DL
17: estimate performance via yˆi ← NN.predict(S˜i)
18: compute values Vi of yˆi with Value function
19: select ai ← argmaxS˜i∈DL Vi
20: if S˜i ∈ C then
21: return (ai, Spice(ai))
22: end if
23: trajectory.append((ai, Spice(ai)))
24: if i > Criterion then
25: escape, jump to line 1
26: end if
27: end while
In the spirit of simplicity and generalization, we utilize
a naive tactic where the value is the sum of normalized
measurements. This way, no extra information is acquired.
However, in terms of the trade-off between PPA, a second
stage value function could be implemented to explicitly encode
the importance of each measurement once the agent enters a
optimal local area.
C. PVT exploration strategy
In order to push the system to production, one important
aspect to consider is the PVT (process, voltage, temperature)
conditions. To guarantee that a chip is able to work under the
variations of fabrications, power supplies, and environments,
a number of corners have to be signed off before tape-
out. Nonetheless, to best of our knowledge, no prior art has
accommodated such regime.
A simple way to explore the conditions would be to test all
PVTs every time a new set of assignments is obtained. Yet for
deployment, this strategy would be posed a waste in computing
resources and EDA licenses if the agent is not yet ready for
verification. Another intuitive approach is by accumulating
rewards in each PVT. One limitation is that if the reward is
implemented relative to previous steps, the summation of the
rewards would be irrational.
Inspired by heuristics of designers, first focus the search
on a single condition, usually the most difficult condition
to search, assuming that by overcoming the hardest PVT,
easier ones would be easy. Once all the specifications are
met, verifications will be conducted to confirm that the set
of assignments are legal under all other conditions as well.
Accordingly, the proposed progressive strategy is that if the
initial condition does not apply, the corner with the least
value will be chosen to be searched next, until all constraints
are satisfied under all conditions (Fig. 3). If multiple corners
are under search, the candidate solution will be taken as the
complete assignments with the lowest expected value. Note
that each PVT condition has its own independent model.
In Algorithm. 3, the search is demonstrated in a uniform
condition. However, it is painless to generalize to our pro-
gressive strategy.
Fig. 3. Progressive PVT exploration strategy
D. API
A framework with a powerful search algorithm could be
wasteful if the user interface is unfriendly or requires extra
effort to use. In the introduced API, only information that the
designers need in their original flow is acquired. In particular,
human experts will need to identify the transistor sizes to tune,
the ranges of variables, the circuit topology, the measurements
to observe from SPICE simulations, and the specifications
for each corner. Once the configuration is set, an automatic
script will construct necessary components, namely the neural
network architectures and hyperparameters of the network,
which are also dynamically scheduled on the fly. That is to
say, our framework is equivalent to a SPICE decorator where
the DRL agents are encapsulated, which seamlessly automates
transistor sizing with generalization.
V. EXPERIMENT RESULTS
A. Experimental setup
Our experiments are conducted on both academic and
industrial settings to evaluate the feasibility and the capability
of the DRL agents.
During the development phase, the agents are tested on a
two-stage opamp with BSIM 45/22nm processes simulated
on an open sourced NGSPICE simulator developed by UC
Berkeley. Two scenarios that are often encountered in practice,
specifically, process porting and PVT exploration are analyzed.
To demonstrate that the proposed framework is beneficial
in production, we cooperate with professional designers and
evaluate the agents on two industrial cases with advanced
TSMC technologies. Simulations are conducted in Cadence
Spectre.
B. 45nm two-stage opamp
First, we benchmark our method with AutoCkt[12] using
their open-sourced repository.
The agents are compared on a BSIM 45nm two-stage opamp
simulated on a single PVT, with a design space size of 1014.
Even though the experimental environments are the same,
but there is a significant difference in algorithm objectives.
Their methodology is to train the agent to explore the environ-
ment for about 105 steps, then apply the model for inference.
Nonetheless, after such training, AutoCkt agent is able to
reach 96% of the specifications in an average of 27 steps (a
30-step limitation is set in each episode). For our scheme,
no separation between training and inference is made. Thus,
our model starts searching with random network weights. On
average, our agent accomplishes all specifications within 36
steps, with no pre-training necessitated (Table. I).
TABLE I
PERFORMANCE OF AGENTS IN 45NM TWO-STAGE OPAMP
Success rate Average iterations
Random search 100% 8565
AutoCkt 96% 27
BO 100% 330
Our method 100% 36
A random search shows that it is unlikely to perform
such search without an intelligent algorithm. BO states a
solid stability among our experiments, however, the nature
to estimate the global distribution gains iterations compared
with local model-based agents. This comparison indicates that
our idea of implementing an agent good at local exploration
is feasible, and can outperform model-free agents without
training beforehand.
C. Process porting
Many circuit topologies have to go through a process migra-
tions. To avoid reinventing the wheels every time a new node
is applied, IP reuse is an important topic worth discussing.
To better understand strategies for porting in our algorithm,
a migration from 45nm to 22nm process is prepared. Each
experiment is ran for 100 times to account for the randomness.
Table. II shows that optimal points from previous nodes are
reliable. However, the results state impotent network weights
transferability, implying that the distributions between pro-
cesses are distinctive. Interestingly, this phenomenon matches
R&Ds’ experiences: previously sized circuits are strong refer-
ences, but the equations describing the physics of transistors
could be distinguishing.
TABLE II
RESULTS OF PROCESS PORTING FROM 45NM TO 22NM
Average steps Min steps Max Steps
Baseline (random weights,
random starting points) 50.17 15 191
Weight sharing,
starting point sharinga 29.22 3 310
Random weights,
starting point sharingb 20.74 2 88
Network sharing,
(trained on full trajectory)c 54.71 15 243
aUse the network weights and starting points when the model found an
optimal solution in 45nm process
bApply random weight initialization but start the agent on different
optimal solutions found in 45nm process
cDeploy model trained on all trajectories in 45nm process space
D. PVT exploration
Finding a sufficient set of sizes in a single condition is only
a part of the story. Thus, we test our PVT exploration strategies
using the two-stage opamp with 22nm process. The results are
illustrated in Table. III.
TABLE III
COMPARISON OF PVT EXPLORATION STRATEGIES
Average steps Min steps Max steps
Random search failed (10,000+) NA NA
Brute force (test all cond.) 359.4 36 1305
Progressive (random cond.) 89.52 20 450
Progressive (hardest cond.) 72.60 15 279
A 4x improvement of progressive search over brute force
search is exemplified. An intriguing finding is that while start-
ing from the most difficult condition does make a difference,
choosing a random corner to start also produce comparable re-
sults. This suggests that the progressive search is not sensitive
to the initial condition, which is positive for cases where the
toughest PVT corner is unidentifiable owing to the number of
permutations.
E. Industrial case
LDO (Low-Drop regulator) on TSMC 6nm The first
industrial example is a LDO with TSMC 6nm process. In this
case, there are 4 transistors in the schematic, creating a design
space of about 1029 possible combinations.
Since the circuit was under rapid development, the number
of iterations of human designers is untraceable. Nevertheless,
our agent achieved the specification in all 45 corners within
2609 iterations, which is considered fast in designers’ opin-
ion. Furthermore, the performance obtained surpass designers
while producing even lower area, shown in table. IV. An
interesting discovery is that even some of the device sizes
decided by both AI and human are the same, AI still managed
to illustrate an area enhancement.
In comparison with BO, it cannot satisfy all the con-
straints within a reasonable time. However, the best parameters
searched is very close to the specifications.
TABLE IV
BENCHMARK OF LDO CIRCUIT SIZING WITH DIFFERENT AGENTS
# iterations Loop gain Area
Human untraceable 38.0dB 650
BOa failed 38.2dB 604
Our method 2609 40.0dB 632
aBO did not satisfy the constraints, however,
it gives very close results
ICO (Current-Controlled oscillator) on TSMC 5nm An
ICO is tested as the second case with TSMC 5nm process.
The design space size is 204.
The AI-sized ICO realized a performance on a par with
human designers. A comparable result is exhibited in BO. Yet,
as mentioned before, the global search strategy cause 4.5 times
more iterations than our local search algorithm (Table. V).
TABLE V
BENCHMARK OF ICO CIRCUIT SIZING WITH DIFFERENT AGENTS
# iterations Phase noise FOM Frequency
Human untraceable -73.31◦ 154.99 8.45G
BO 194 -72.17◦ 154.22 8.87G
AI agent 43 -71.76◦ 154.20 9.18G
Although the design space of the second case is relatively
small, this leads to a declaration. Numerous concerns in
the community are raised on AI safety[26]. As an initial
assessment, the ability and the characteristics of the designed
circuits are unfamiliar. Therefore, to ensure that the agents
act as intended and to secure the safety of the products,
designers have to fix a subset of the parameters, only letting the
agents to search for the rest. To that end, not until we have a
comprehensive rule for regulating the agents can we unlock the
full capability of AI. Thus in our evaluations, designers went
through a rigorous screening process to examine the designed
circuits. Fortunately, the sized circuits are ready to tape out.
From both cases described earlier, the outcome is akin to
what is addressed in SimPLe[17]. Transistor sizing is one of
the task that benefits from the sample-efficient advantage of
model-based agents.
In summary, the results state the contributions of this
framework in two ways:
• provides better PPA within a reasonable time
• automates the process, leaving human intervention while
obtaining granting satisfactory PPA
This also indicates that the model is generalizable across
different circuit schematics and process nodes. The term
generalization here does not refer to network weight level
transfer as the convention in machine learning genre, but rather
algorithm architecture level.
DISCUSSION
This project has no means of replacing professional analog
designers. In analog circuit design, especially when utilizing
rapidly scaling process nodes, it is harder than ever for human
designers to take account for second or even higher orders of
effects on transistors. Even though some sections of the flow
could be accomplished by AI agents, but AI would not be
useful if the upstream tasks such as system-level architecture
design and circuit-level topology selection were carefully
executed by human experts with their rich experiences and
knowledges.
The core value of this framework is to help increase R&D
productivity, allowing designers to manipulate DRL agents to
do what they are trained for specifically. Despite neural net-
works are hardly interpretable, human can still get inspiration
from AI-produced creative actions, identical to the move 37
of AlphaGo. In this auxiliary fashion, designers still have to
conduct a series of serious investigations into the quality of
AI-designed circuits to make sure that the chip is production-
ready.
In concern with the real capability of scalability, certainly,
AI is not trained, nor designed to achieve full chip design since
it is computationally infeasible. Rather we can embrace current
limitations by divide-and-conquer. First feeding an appropriate
amount of the design to our search framework, then abstract
the block into a behavior model when all specifications are
met. By recursion, we can avoid such scalability problem.
Once again, it is the merit of designers to come up with a
segmentation that allows to leverage the current AI technology.
CONCLUSIONS
In this work, we propose a generalizable search frame-
work using learning-based algorithms for solving the analog
transistor sizing problem. We take a novel direction where
a local search strategy is adopted using model-based agents
trained with supervised learning. This enables fast design
space adaptation. Moreover, a PVT exploration strategy is also
proposed to account for different working conditions.
Practical evaluations on industrial products with advanced
TSMC 5/6nm process shows exceptional results. Our agent
achieves performance beyond human level while producing
smaller area. Furthermore, the presented framework is not
limited to this specific stage of the flow. Any section that could
be cast as a search problem can be transferred and leverage
the assistant of DRL technology.
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